5

WHAT IS CLAIMED IS:

- A system for extending a signal path of a host bus comprising:

 a first repeater portion connected to a first segment of the host bus;
 a second repeater portion connected to a second segment of the host bus

 remote from the first portion of the host bus, where the first and second portions of
- The system according to claim 1, wherein the serial link is chosen from one of
 the following: LVDS, Gigabit Ethernet, InfiniBand, IEEE1394, RF Wireless, Infrared
 Wireless, or any combination of these.
 - 3. The system according to claim 2, wherein the host bus is a PCI bus.
- 15 **4**. The system according to claim **2**, wherein the host bus is an LPC (Low Pin Count) bus as defined by Intel 1997.
 - 5. The system according to claim 1, wherein at least one of the repeater portions further comprise:
- an interface to the host bus segment;

the repeater are connected by a serial link.

- a transaction queue with a data buffer connected to the interface;
- a link translation layer connected the transaction queue to translate incoming transactions from the host bus into serial streams to be sent over a serial link.
- 25 **6**. The system according to claim **3**, wherein at least one of the repeater portions further comprise:
 - an interface to the host bus segment;
 - a transaction queue with a data buffer connected to the interface;

TI-31574 8

5

20

25

a link translation layer connected the transaction queue to translate incoming transactions from the host bus into serial streams to be sent over a serial link.

7. The system according to claim **2**, wherein at least one of the repeater portions further comprise:

an interface to the host bus segment;

a transaction queue with a data buffer connected to the interface;

a link translation layer connected the transaction queue to translate incoming transactions from the host bus into serial streams to be sent over a serial link.

- 10 **8**. The system according to claim **5**, further comprising a transaction decode circuit connected to the interface to the host bus segment to determine which transactions on the host bus to accept and pass on over the serial link.
- 9. The system according to claim 6, further comprising a transaction decode
 15 circuit connected to the interface to the host bus segment to determine which transactions on the host bus to accept and pass on over the serial link.
 - 10. The system according to claim 7, further comprising a transaction decode circuit connected to the interface to the host bus segment to determine which transactions on the host bus to accept and pass on over the serial link.
 - **11**. A bus repeater circuit comprising:

an interface to a host bus segment;

a transaction queue with a data buffer connected to the interface;

a link translation layer connected the transaction queue to translate incoming transactions from the host bus into serial streams to be sent over an external serial link.

9

TI-31574

5

10

- 12. The repeater according to claim 9, further comprising a transaction decode circuit connected to the interface to the host bus segment to determine which transactions on the host bus to accept and pass on over the serial link.
- **13**. The repeater according to claim **11**, wherein the serial link is chosen from one of the following: LVDS(Flatlink), AC Link, LPC link.
- 14. The repeater according to claim 12, wherein the host bus is a PCI bus.

10